( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs.

, , и . DAC, стр. 18-23. ACM Press, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ying Chi

Chi Lan Tsui

Matthew Tsui

Ying Ying

Tung Yu Tsui

 

Другие публикации лиц с тем же именем

Low Complexity SST Viterbi Decoder., и . VTC Fall, стр. 1-2. IEEE, (2006)Design and implementation of high-speed arbiter for large scale VOQ crossbar switches., , и . ISCAS (2), стр. 308-311. IEEE, (2003)Finite state machine partitioning for low power., и . ISCAS (1), стр. 306-309. IEEE, (1999)A Two-Staged Adaptive Successive Cancellation List Decoding for Polar Codes., , и . ISCAS, стр. 1-5. IEEE, (2019)An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms., , , , , и . NOCS, стр. 17-24. IEEE, (2014)Low-latency approximate matrix inversion for high-throughput linear pre-coders in massive MIMO., и . VLSI-SoC, стр. 1-5. IEEE, (2016)A fault-tolerant network-on-chip design using dynamic reconfiguration of partial-faulty routing resources., , и . VLSI-SoC, стр. 192-195. IEEE, (2011)A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture., , , , и . CODES+ISSS, стр. 161-170. ACM, (2012)The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control., , и . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1138-1142 (2009)An Energy Efficient Layered Decoding Architecture for LDPC Decoder., и . IEEE Trans. Very Large Scale Integr. Syst., 18 (8): 1185-1195 (2010)