Author of the publication

ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction.

, , , and . ISCA, page 328-339. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Defending Against Model Stealing Attacks With Adaptive Misinformation., and . CVPR, page 767-775. Computer Vision Foundation / IEEE, (2020)Accelerating Critical Section Execution with Asymmetric Multicore Architectures., , , and . IEEE Micro, 30 (1): 60-70 (2010)Set-Dueling-Controlled Adaptive Insertion for High-Performance Caching., , , , and . IEEE Micro, 28 (1): 91-98 (2008)Randomized Line-to-Row Mapping for Low-Overhead Rowhammer Mitigations., , and . CoRR, (2023)Élivágar: Efficient Quantum Circuit Search for Classification., , , , , and . CoRR, (2024)Ensemble of Diverse Mappings: Improving Reliability of Quantum Computers by Orchestrating Dissimilar Mistakes., and . MICRO, page 253-265. ACM, (2019)Astrea: Accurate Quantum Error-Decoding via Practical Minimum-Weight Perfect-Matching., , and . ISCA, page 2:1-2:16. ACM, (2023)ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates., , and . ISCA, page 72-83. ACM, (2013)HAMMER: boosting fidelity of noisy Quantum circuits by exploiting Hamming behavior of erroneous outcomes., , , and . ASPLOS, page 529-540. ACM, (2022)Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs., , and . ASPLOS, page 277-286. ACM, (2008)