( en | de | ru )

 

Disambiguation of "Dandache, Abbas"

Author of the publication

copydeleteadd this publication to your clipboard
Characterizing Laser-Induced Pulses in ICs: Methodology and Results.

, , , , , and . IOLTS, page 11-16. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abbas Abbas

Mohammed Jawad Abbas

Sami Abbas

Faisal Abbas

Raya Abbas

 

Other publications of authors with the same name

Experimental performance of mobile DVB-T2 in SFN and distributed MISO network., , , , and . ICT, page 1-5. IEEE, (2012)Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission., , , and . EURASIP J. Image Video Process., (2013)Évaluations électriques et temporelles des PLA complexes COMPLETE : COM plex PLA Electrical and Temporal Evaluator.. Grenoble Institute of Technology, France, (1983)Modeling and performance evaluations of Alamouti technique in a single frequency network for DVB-T2., , , , and . EURASIP J. Wireless Comm. and Networking, (2013)A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip., , , and . J. Electr. Comput. Eng., (2012)Towards a Digital Twin model for Building Energy Management: Case of Morocco., , , , , and . ANT/EDI40, volume 184 of Procedia Computer Science, page 404-410. Elsevier, (2021)An effective fast and small-area parallel-pipeline architecture for OTM-convolutional encoders., , and . IOLTS, page 257-261. IEEE Computer Society, (2009)Characterizing Laser-Induced Pulses in ICs: Methodology and Results., , , , , and . IOLTS, page 11-16. IEEE Computer Society, (2006)A Stamping Technique to Increase the Error Correction Capacity of the (127, k, d) RS Code., , , , and . IOLTW, page 169-170. IEEE Computer Society, (2000)A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes., , , and . IOLTS, page 163-166. IEEE, (2013)