Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Context Dependent Clock Control Mechanism for Dynamically Reconfigurable Processors., , , , , , , and . FPL, page 1-6. IEEE, (2006)Leakage power reduction for coarse grained dynamically reconfigurable processor arrays with fine grained Power Gating technique., , , , , , , , , and 1 other author(s). FPT, page 329-332. IEEE, (2008)TCP throughput characteristics over 5G millimeterwave network in indoor train station., , , , and . WCNC, page 1-6. IEEE, (2019)Flexible and automated operational control in SDN transport-base virtual router., , , and . OFC, page 1-3. IEEE, (2014)A cost-effective context memory structure for dynamically reconfigurable processors., , , , and . IPDPS, IEEE, (2006)Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor., , , , , , , , , and 3 other author(s). FCCM, page 328-329. IEEE Computer Society, (2004)A Multi-User ACK-Aggregation Method for Large-Scale Reliable LoRaWAN Service., and . ICC, page 1-7. IEEE, (2019)Power reduction techniques for Dynamically Reconfigurable Processor Arrays., , , , , , , and . FPL, page 305-310. IEEE, (2008)Overwrite Configuration Technique in Multicast Configuration Scheme for Dynamically Reconfigurable Processor Arrays., , , , , , and . FPT, page 273-276. IEEE, (2007)Evaluation of MuCCRA-D: A Dynamically Reconfigurable Processor with Directly Interconnected PEs., , and . ERSA, page 215-221. CSREA Press, (2008)