( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Online Scan Diagnosis : A Novel Approach to Volume Diagnosis.

, , , и . ITC, стр. 1-10. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Renee Gupta

Jan Chandra Gupta

Ashutosh Kumar Gupta

Ajay Kumar Gupta

Rahul Gupta

 

Другие публикации лиц с тем же именем

Efficient fingerprint-based user authentication for embedded systems., , , и . DAC, стр. 244-247. ACM, (2005)Online Scan Diagnosis : A Novel Approach to Volume Diagnosis., , , и . ITC, стр. 1-10. IEEE, (2018)A Test Generation Framework for Quantum Cellular Automata Circuits., , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (1): 24-36 (2007)An Algorithm for Synthesis of Reversible Logic Circuits., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (11): 2317-2330 (2006)Majority and Minority Network Synthesis With Application to QCA-, SET-, and TPL-Based Nanotechnologies., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (7): 1233-1245 (2007)An Automatic Test Pattern Generation Framework for Combinational Threshold Logic Networks., , и . ICCD, стр. 540-543. IEEE Computer Society, (2004)Synthesis of Majority and Minority Networks and Its Applications to QCA, TPL and SET Based Nanotechnologies., , и . VLSI Design, стр. 229-234. IEEE Computer Society, (2005)Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip., , , , и . Asian Test Symposium, стр. 7-14. IEEE Computer Society, (2011)Automatic Test Generation for Combinational Threshold Logic Networks., , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (8): 1035-1045 (2008)Power Analysis Attack Resistance Engineering by Dynamic Voltage and Frequency Scaling., , , , , и . ACM Trans. Embed. Comput. Syst., 11 (3): 62:1-62:16 (2012)