Author of the publication

Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing.

, , , , , and . IEEE Trans. Computers, 63 (3): 718-733 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Self-timed communication platform for implementing high-performance systems-on-chip., , and . Integr., 38 (1): 43-67 (2004)Smart energy efficient gateway for Internet of mobile things., , , , , , , , and . CCNC, page 1016-1017. IEEE, (2017)Analysis of Power Management Strategies for a Single-Chip Cloud Computer., , , and . MARC@RWTH, page 32-37. RWTH Aachen University, (2012)Self-Timed Approach for Reducing On-Chip Switching Noise., , and . VLSI-SOC, page 19-24. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Fault Tolerance Analysis of NoC Architectures., , and . ISCAS, page 361-364. IEEE, (2007)Asynchronous interface for locally clocked modules in ULSI systems., , and . ISCAS (4), page 170-173. IEEE, (2001)Can Dark Silicon Be Exploited to Prolong System Lifetime?, , , , , , and . IEEE Des. Test, 34 (2): 51-59 (2017)On-Chip Dynamic Resource Management., , , , , , , and . Found. Trends Electron. Des. Autom., 13 (1-2): 1-14 (2019)PDNOC: Partially diagonal network-on-chip for high efficiency multicore systems., , , , and . Concurr. Comput. Pract. Exp., 27 (4): 1054-1067 (2015)Energy-Aware VM Consolidation in Cloud Data Centers Using Utilization Prediction Model., , , , , and . IEEE Trans. Cloud Comput., 7 (2): 524-536 (2019)