( en | de | ru )

 

Disambiguation of "Ichinomiya, Yoshihiro"

Author of the publication

copydeleteadd this publication to your clipboard
Improving the Soft-error Tolerability of a Soft-core Processor on.

, , , , and . J. Next Gener. Inf. Technol., 2 (3): 35-48 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoshihiro Nakayama

 

Other publications of authors with the same name

Fault Recovery Technique for TMR Softcore Processor System Using Partial Reconfiguration., , , , , , and . ICA3PP (1), volume 7439 of Lecture Notes in Computer Science, page 392-404. Springer, (2012)A Bitstream Relocation Technique to Improve Flexibility of Partial Reconfiguration., , , , and . ICA3PP (1), volume 7439 of Lecture Notes in Computer Science, page 139-152. Springer, (2012)Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams., , , , , and . FCCM, page 241. IEEE Computer Society, (2012)Accelerated evaluation of SEU failure-in-time using frame-based partial reconfiguration., , , , , and . FPT, page 220-223. IEEE, (2012)A robust reconfigurable logic device based on less configuration memory logic cell., , , , , and . FPT, page 162-169. IEEE, (2010)Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration., , , , , and . FCCM, page 47-54. IEEE Computer Society, (2010)A Novel Soft Error Detection and Correction Circuit for Embedded Reconfigurable Systems., , , , and . IEEE Embed. Syst. Lett., 3 (3): 89-92 (2011)Memory Sharing Approach for TMR Softcore Processor., , , , , and . ARC, volume 5453 of Lecture Notes in Computer Science, page 268-274. Springer, (2009)Fault-Injection Analysis to Estimate SEU Failure in Time by Using Frame-Based Partial Reconfiguration., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95-A (12): 2347-2356 (2012)COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization., , , , and . FPL, page 304-309. IEEE Computer Society, (2010)