Author of the publication

Design of high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique.

, , , , , , , , , , , , and . ASP-DAC, page 43-44. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Frequency Up-Conversion of Data-Carrying Optical Vortex for Optical Fibre to Optical Wireless Communications Interface., , , , , , , , , and . ECOC, page 1-3. IEEE, (2018)A 76-Gbit/s 265-GHz CMOS Receiver With WR-3.4 Waveguide Interface., , , , , , , , , and . IEEE J. Solid State Circuits, 57 (10): 2988-2998 (2022)39 - 67 GHz CMOS Multistage Power Amplifier With Two-Way Power Stage., , , , and . ICICDT, page 61-63. IEEE, (2023)An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)On Neuro-inspired Wireless Sensor Networks., , , , , , , and . UIC/ATC, page 589-594. IEEE Computer Society, (2013)300-GHz-Band OFDM Video Transmission with CMOS TX/RX Modules and 40dBi Cassegrain Antenna toward 6G., , , , , , , , , and 7 other author(s). IEICE Trans. Electron., 104-C (10): 576-586 (2021)Design of high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). ASP-DAC, page 43-44. IEEE, (2017)300-GHz CMOS transmitter module with built-in waveguide transition on a multilayered glass epoxy PCB., , , , , , , , , and . RWS, page 154-156. IEEE, (2018)A 76-Gbit/s 265-GHz CMOS Receiver., , , , , , , , , and 8 other author(s). A-SSCC, page 1-3. IEEE, (2021)