( en | de | ru )

 

Disambiguation of "Jeong, Deog-Kyoon"

Author of the publication

copydeleteadd this publication to your clipboard
V-P cache: a storage efficient virtual cache organization.

, , , , and . Microprocess. Microsystems, 17 (9): 537-546 (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Su-Jeong Jeong

Wonrae Jeong

Hyung-Gon Jeong

Hang-Kyun Jeong

Chang-Kyo Jeong

 

Other publications of authors with the same name

An Optimum Injection-Timing Tracking Loop for 5-GHz, 1.13-mW/GHz RO-Based Injection-Locked PLL With 152-fs Integrated Jitter., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (12): 1819-1823 (2018)A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (4): 795-801 (2006)A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (9): 1393-1403 (2016)A 0.015-mm2 Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (6): 655-659 (2017)A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology., , , , , and . IEEE J. Solid State Circuits, 54 (10): 2812-2822 (2019)A 0.3-1.4 GHz All-Digital Fractional-N PLL With Adaptive Loop Gain Controller., , , , and . IEEE J. Solid State Circuits, 45 (11): 2300-2311 (2010)A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage., , , , , and . IEEE J. Solid State Circuits, 55 (8): 2219-2227 (2020)A Fully Integrated 700MA Event-Driven Digital Low-Dropout Regulator with Residue-Tracking Loop for Fine-Grained Power Management Unit., and . VLSI Circuits, page 231-232. IEEE, (2018)A 10 Gb/s voltage swing level controlled output driver in 65-nm CMOS technology., and . ISOCC, page 53-56. IEEE, (2012)A Programmable On-Chip Reference Oscillator With Slow-Wave Coplanar Waveguide in 14-nm FinFET CMOS., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 1834-1838 (2020)