Author of the publication

Switching Activity Minimization in Iterative LDPC Decoders.

, and . J. Signal Process. Syst., 68 (1): 63-73 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Clockless Stochastic Decoding of Low-Density Parity-Check Codes: Architecture and Simulation Model., , , and . J. Signal Process. Syst., 76 (2): 185-194 (2014)Design of a Low Power, Inductorless Wideband Variable-Gain Amplifier for High-Speed Receiver Systems., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (4): 696-707 (2012)Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning., , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (3): 482-489 (2010)A degree-matched check node approximation for LDPC decoding., , and . ISIT, page 1131-1135. IEEE, (2005)Versatile Deep Learning Based Application for Time Series Imputation., , , , and . IJCNN, page 1-8. IEEE, (2021)A 16-bit high-speed low-power hybrid adder., , , and . ICM, page 313-316. IEEE, (2016)On the Fault Tolerance of Stochastic Decoders., , and . ISMVL, page 219-223. IEEE Computer Society, (2017)A Tier 3 Software Defined AM Radio., , and . IWSOC, page 257-261. IEEE Computer Society, (2005)Adaptive dual-threshold neural signal compression suitable for implantable recording., , and . ICASSP, page 8346-8350. IEEE, (2014)A scaling method for stochastic LDPC decoding over the binary symmetric channel., , and . CISS, page 1-5. IEEE, (2013)