( en | de | ru )

 

Disambiguation of "Holland, Mark"

Author of the publication

copydeleteadd this publication to your clipboard
Modeling HTTP/2 Speed from HTTP/1 Traces.

, , , , and . PAM, volume 9631 of Lecture Notes in Computer Science, page 233-247. Springer, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georg Holland

Georg Holland

Meta Holland

Heinrich Holland

Monika Holland

 

Other publications of authors with the same name

Parity-Logging Disk Arrays., , , and . ACM Trans. Comput. Syst., 12 (3): 206-235 (1994)Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (2): 291-295 (2007)Fast, On-Line Failure Recovery in Redundant Disk Arrays., , and . FTCS, page 422-431. IEEE Computer Society, (1993)Parity Declustering for Continuous Operation in Redundant Disk Arrays., and . ASPLOS, page 23-35. ACM Press, (1992)RAIDframe: Rapid Prototyping for Disk Arrays., , , and . SIGMETRICS, page 268-269. ACM, (1996)Automatic Creation of Reconfigurable PALs/PLAs for SoC., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 536-545. Springer, (2004)Modeling HTTP/2 Speed from HTTP/1 Traces., , , , and . PAM, volume 9631 of Lecture Notes in Computer Science, page 233-247. Springer, (2016)Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC., and . FPL, page 95-100. IEEE, (2005)The Scotch Parallel Storage Systems., , , , , , , , , and 3 other author(s). COMPCON, page 403-410. IEEE Computer Society, (1995)Harnessing FPGAs for Computer Architecture Education., , and . MSE, page 12-13. IEEE Computer Society, (2003)