Author of the publication

Probabilistic performance of write-once memory with Linear Wom codes - Analysis and insights.

, , and . Allerton Conference, page 1141-1149. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accurate Shielded Interconnect Delay Estimation by Reconfigurable Ring Oscillator., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (10): 3435-3444 (2018)Optimal VLSI Delay Tuning by Space Tapering With Clock-Tree Application., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (8): 2160-2170 (2017)Improving communication-phase completion times in HPC clusters through congestion mitigation., and . SYSTOR, page 16. ACM, (2009)In-Kernel Integration of Operating System and Infiniband Functions for High Performance Computing Clusters: A DSM Example., , and . IEEE Trans. Parallel Distributed Syst., 16 (9): 830-840 (2005)Track-Pairing: A Novel Data Layout for VOD Servers with Multi-Zone-Recording Disks.. ICMCS, page 248-255. IEEE Computer Society, (1995)ASC-Based Acceleration in an FPGA with a Processor Core Using Software-Only Skills., , and . FCCM, page 271-272. IEEE Computer Society, (2006)Minimal Maximum-Level Programming: Faster memory access via multi-level cell sharing., and . GLOBECOM, page 2705-2710. IEEE, (2013)Deferred segmentation for wire-speed transmission of large TCP frames over standard GbE networks., , , and . Hot Interconnects, page 81-85. IEEE Computer Society, (2001)Increasing Deadline-Constrained Throughput in Multi-Channel ALOHA Networks via Non-Stationary Multiple-Power-Level Transmission Policies.., and . Wireless Networks, 11 (4): 523-529 (2005)Dynamic reconfiguration architectures for multi-context FPGAs., and . Comput. Electr. Eng., 35 (6): 878-903 (2009)