( en | de | ru )

 

Disambiguation of "Wang, Chorng-Kuang"

Author of the publication

copydeleteadd this publication to your clipboard
A 15 mW 69 dB 2 Gsamples/s CMOS analog front-end for low-band UWB applications.

, , , , , and . ISCAS (1), page 368-371. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pei Kuang

Peng Kuang

Xutao Kuang

Zhanghui Kuang

Zheng-Zheng Kuang

 

Other publications of authors with the same name

A 4.9-mW 4-Gb/s single-to-differential TIA with current-amplifying regulated cascode., , , and . VLSI-DAT, page 1-4. IEEE, (2012)Joint Carrier Synchronization and Equalization Algorithm for Packet-Based OFDM Systems Over the Multipath Fading Channel., , and . IEEE Trans. Vehicular Technology, 59 (1): 248-260 (2010)Joint Carrier Synchronization and Equalization Algorithm for OFDM Systems - Closed-Loop Derivation., , and . VTC Spring, IEEE, (2009)A 1V 19.3dBm 79GHz power amplifier in 65nm CMOS., , and . ISSCC, page 260-262. IEEE, (2012)A 1V 10-bit 500KS/s energy-efficient SAR ADC using Master-Slave DAC technique in 180nm CMOS., , and . VLSI-DAT, page 1-4. IEEE, (2014)A fully integrated hepatitis B virus DNA detection SoC based on monolithic polysilicon nanowire CMOS process., , , , , , , , , and 4 other author(s). VLSIC, page 124-125. IEEE, (2012)A 10 Gbase-LX4 receiver front end transimpedance amplifier and limiting amplifier., , , , and . ISCAS (4), page 393-396. IEEE, (2004)A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator., and . ESSCIRC, page 375-378. IEEE, (2004)An 85-GHz injection-locked frequency divider with current-reuse pre-amplifier technique., and . A-SSCC, page 89-92. IEEE, (2011)A low power W-band PLL with 17-mW in 65-nm CMOS technology., , and . A-SSCC, page 81-84. IEEE, (2011)