( en | de | ru )

 

Disambiguation of "Yoshizawa, Shingo"

Author of the publication

copydeleteadd this publication to your clipboard
Scalable pipeline architecture of MMSE MIMO detector for 4×4 MIMO-OFDM receiver.

, , and . ISCAS, page 2534-2537. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shingo Shimada

Shin Yoshizawa

Shingo Yoshida

Shingo Ikeda

 

Other publications of authors with the same name

VLSI design of an interference canceller for QPSK OFDM-IDMA systems., , and . APCCAS, page 715-718. IEEE, (2014)Comparator design for linearized statistical flash A-to-D converter., , and . MIXDES, page 84-89. IEEE, (2017)SC-FDE vs OFDM: Performance comparison in shallow-sea underwater acoustic communication., , and . ISPACS, page 1-5. IEEE, (2016)Power Reduction of Variable Wordlength OFDM Receiver in Time-Varying Fading Channels by Monitoring Subcarrier SNRs., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (1): 330-337 (2016)Parallel Resampling of OFDM Signals for Fluctuating Doppler Shifts in Underwater Acoustic Communication., , , , and . J. Electr. Comput. Eng., (2018)Variable wordlength soft-decision Viterbi decoder for power-efficient wireless LAN., , and . Integr., 45 (2): 132-140 (2012)Development of an ASIP-based singular value decomposition processor in SVD-MIMO systems., , and . ISPACS, page 1-5. IEEE, (2011)VLSI Implementation of a 4×4 MIMO-OFDM transceiver with an 80-MHz Channel Bandwidth., and . ISCAS, page 1743-1746. IEEE, (2009)Dynamic Reconfigurable Architecture for a Low-Power Despreader in VSF-OFCDM Systems., , and . ISCAS, page 2287-2290. IEEE, (2007)An area and power efficient pipeline FFT processor for 8×8 MIMO-OFDM systems., , and . ISCAS, page 2705-2708. IEEE, (2011)