Author of the publication

A code transformation-based methodology for improving I-cache performance.

, , , and . ICECS, page 917-920. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Evaluation of design alternatives for the 2-D-discrete wavelet transform., , , , and . IEEE Trans. Circuits Syst. Video Techn., 11 (12): 1246-1262 (2001)A scalable and near-optimal representation of access schemes for memory management., , , and . ACM Trans. Archit. Code Optim., 11 (1): 13:1-13:25 (2014)Performance Gains from Partitioning Embedded Applications in Processor-FPGA SoCs., , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 247-256. Springer, (2005)A novel high-speed counter with counting rate independent of the counter's length., , , and . ICECS, page 1164-1167. IEEE, (2003)Efficient implementation of the keyed-hash message authentication code (HMAC) using the SHA-1 hash function., , , and . ICECS, page 567-570. IEEE, (2004)Partitioning DSP applications to different granularity reconfigurable hardware., , and . ICECS, page 1-4. IEEE, (2005)Novel codebook generation algorithms for vector quantization image compression., , and . ICASSP, page 2661-2664. IEEE, (1998)Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System., , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (12): 1362-1366 (2007)Speedups from extending embedded processors with a high-performance coarse-grained reconfigurable data-path., and . J. Syst. Archit., 54 (5): 479-490 (2008)Resource aware mapping on coarse grained reconfigurable arrays., , , and . Microprocess. Microsystems, 33 (2): 91-105 (2009)