Author of the publication

Hierarchical memory system design for a heterogeneous multi-core processor.

, , , , , , and . SAC, page 1504-1508. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MDS array codes with optimal rebuilding., , and . ISIT, page 1240-1244. IEEE, (2011)Patterned cells for phase change memories., , , and . ISIT, page 2333-2337. IEEE, (2011)A Channel Estimation Scheme for MIMO-MC-CDMA Downlink in High Mobility Environments., and . IEICE Trans. Commun., 88-B (3): 1282-1286 (2005)Mac or Non-MAC: not a Problem., , , , and . J. Circuits Syst. Comput., (2014)An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network., , , and . Sci. China Inf. Sci., 56 (7): 1-20 (2013)Rate-compatible and high-throughput architecture designs for encoding LDPC codes., , and . ISCAS, page 1-4. IEEE, (2017)LDPC Codes for Portable DNA Storage., and . ISIT, page 76-80. IEEE, (2019)GPU平台上面向性能和功耗的分支优化 (Branch Divergence Optimization for Performance and Power Consumption on GPU Platform)., , , , and . 计算机科学, 43 (5): 22-26 (2016)A Novel Vertical Fragmentation Method for Privacy Protection Based on Entropy Minimization in a Relational Database., , , and . Symmetry, 10 (11): 637 (2018)Dynamic Power Estimation with Hardware Performance Counters Support on Multi-core Platform., , , and . ACA, volume 451 of Communications in Computer and Information Science, page 177-189. Springer, (2014)