Author of the publication

A 63 μg/√Hz Noise Floor and 14 pJ Power Efficiency Open-Loop MEMS Capacitive Accelerometer Using Closed-Loop Hybrid Dynamic Amplifier.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (4): 1531-1541 (April 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Low Offset High Speed Comparator for Pipeline ADC., , , , , and . Journal of Circuits, Systems, and Computers, (2013)A 2.6 GΩ, 1.4 μVrms current-reuse instrumentation amplifier for wearable electrocardiogram monitoring., , , , , and . Microelectron. J., (2021)Capacitance-to-voltage converter employing parallel-series passive charge integrator for low noise power efficient MEMS capacitive sensor., , , , and . Microelectron. J., (2022)A 12-bit 200MS/s pipeline ADC with 91 mW power and 66 dB SNDR., , , , and . Microelectron. J., (2017)An effective method to suppress high-order modes of SIW filters with compact size., , , , and . Microelectron. J., (2022)Towards neuromorphic brain-computer interfaces: Model and circuit Co-design of the spiking EEGNet., , , , , and . Microelectron. J., (2023)A loop-unrolled assisted 9b 700 MS/s nonbinary 2b/cycle SAR ADC with time-based offset calibration., , , , , , and . Microelectron. J., (2022)A High Gain, 808MHz GBW Four-Stage OTA in 65nm CMOS., , , , and . J. Circuits Syst. Comput., 28 (11): 1950192:1-1950192:17 (2019)A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration., , , , , and . IEEE J. Solid State Circuits, 55 (11): 3051-3063 (2020)A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting., , , , , , and . IEEE J. Solid State Circuits, 54 (6): 1636-1647 (2019)