( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 90 nm-CMOS, 500 Mbps, 3-5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization.

, , , , , и . IEEE J. Solid State Circuits, 46 (5): 1076-1088 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jun Hu

Zaijun Hu

Bing Hu

Hu Wang

Ruguo Hu

 

Другие публикации лиц с тем же именем

3.4 A 36Gb/s PAM4 transmitter using an 8b 18GS/S DAC in 28nm CMOS., , , , , , , , , и . ISSCC, стр. 1-3. IEEE, (2015)3.1 A 28Gb/s multi-standard serial-link transceiver for backplane applications in 28nm CMOS., , , , , , , и . ISSCC, стр. 1-3. IEEE, (2015)A 0.6 mW/Gb/s, 6.4-7.2 Gb/s Serial Link Receiver Using Local Injection-Locked Ring Oscillators in 90 nm CMOS., , , , и . IEEE J. Solid State Circuits, 45 (4): 899-908 (2010)0.16-0.25 pJ/bit, 8 Gb/s Near-Threshold Serial Link Receiver With Super-Harmonic Injection-Locking., , , , , , и . IEEE J. Solid State Circuits, 47 (8): 1842-1853 (2012)29.2 A transmitter and receiver for 100Gb/s coherent networks with integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS., , , , , , , , , и 6 other автор(ы). ISSCC, стр. 484-485. IEEE, (2017)A low-power, capacitively-divided, ring oscillator with digitally adjustable voltage swing., , и . VLSI-DAT, стр. 1-4. IEEE, (2012)A 90 nm-CMOS, 500 Mbps, 3-5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization., , , , , и . IEEE J. Solid State Circuits, 46 (5): 1076-1088 (2011)A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis., , и . IEEE Trans. Very Large Scale Integr. Syst., 20 (7): 1336-1341 (2012)Receiver Jitter Tracking Characteristics in High-Speed Source Synchronous Links., , , , и . J. Electr. Comput. Eng., (2011)Low-power 8Gb/s near-threshold serial link receivers using super-harmonic injection locking in 65nm CMOS., , , и . CICC, стр. 1-4. IEEE, (2011)