( en | de | ru )

 

Disambiguation of "Palermo, Samuel"

Author of the publication

copydeleteadd this publication to your clipboard
0.16-0.25 pJ/bit, 8 Gb/s Near-Threshold Serial Link Receiver With Super-Harmonic Injection-Locking.

, , , , , , and . IEEE J. Solid State Circuits, 47 (8): 1842-1853 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Denis Palermo

Francesco Palermo

Mario Palermo

Christophe Palermo

Samuel Sossalla

 

Other publications of authors with the same name

Analog Solutions of Discrete Markov Chains via Memristor Crossbars., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4910-4923 (2021)Jitter-Robust Multicarrier ADC-Based Serial Link Receiver Architecture : (Invited Special Session Paper)., , , and . MWSCAS, page 1151-1154. IEEE, (2019)A 0.18-μm CMOS fully integrated 0.7-6 GHz PLL-based complex dielectric spectroscopy system., , , , and . CICC, page 1-4. IEEE, (2014)Low-power 8Gb/s near-threshold serial link receivers using super-harmonic injection locking in 65nm CMOS., , , and . CICC, page 1-4. IEEE, (2011)56 Gb/s PAM-4 optical receiver frontend in an advanced FinFET process., , , , , , , , , and 1 other author(s). MWSCAS, page 1-4. IEEE, (2015)3.6 A 10Gb/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65nm CMOS., , , , , and . ISSCC, page 1-3. IEEE, (2015)Optical I/O technology for tera-scale computing., , , , , , , and . ISSCC, page 468-469. IEEE, (2009)A Sub-500fJ/bit 3D Direct Bond Silicon Photonic Transceiver in 12nm FinFET., , , , , , , , , and 6 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 20 Gb/s triple-mode (PAM-2, PAM-4, and duobinary) transmitter., , and . Microelectron. J., 43 (10): 687-696 (2012)Power Efficiency Comparisons of Interchip Optical Interconnect Architectures., and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (5): 343-347 (2010)