( en | de | ru )

 

Disambiguation of "Cherupally, Sai Kiran"

Author of the publication

copydeleteadd this publication to your clipboard
A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation.

, , , , , and . IEEE J. Solid State Circuits, 55 (10): 2680-2690 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Venkata Sai Kiran Chakravadhanula

Mariam Kiran

Mudnakudu Nagaraju Kiran Kumar

Kiran Varanasi

Sai Li

 

Other publications of authors with the same name

A 28nm 8-bit Floating-Point Tensor Core based CNN Training Processor with Dynamic Activation/Weight Sparsification., , , , , , , , and . ESSCIRC, page 89-92. IEEE, (2022)Improving DNN Hardware Accuracy by In-Memory Computing Noise Injection., , , , , , and . IEEE Des. Test, 39 (4): 71-80 (2022)A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV and SRAM PUF for Authentication and Secret Key Generation., , , , , and . A-SSCC, page 145-148. IEEE, (2019)A 28-nm 8-bit Floating-Point Tensor Core-Based Programmable CNN Training Processor With Dynamic Structured Sparsity., , , , , , , , and . IEEE J. Solid State Circuits, 58 (7): 1885-1897 (2023)A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm., , , , , and . ESSCIRC, page 153-156. IEEE, (2022)Leveraging Noise and Aggressive Quantization of In-Memory Computing for Robust DNN Hardware Against Adversarial Input and Weight Attacks., , , , , and . DAC, page 559-564. IEEE, (2021)Modeling and Optimization of SRAM-based In-Memory Computing Hardware Design., , , , , , and . DATE, page 942-947. IEEE, (2021)A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation., , , , , and . IEEE J. Solid State Circuits, 55 (10): 2680-2690 (2020)ECG Authentication Hardware Design With Low-Power Signal Processing and Neural Network Optimization With Low Precision and Structured Compression., , , , , , and . IEEE Trans. Biomed. Circuits Syst., 14 (2): 198-208 (2020)ECG Authentication Neural Network Hardware Design with Collective Optimization of Low Precision and Structured Compression., , , , , , and . ISCAS, page 1-5. IEEE, (2019)