( en | de | ru )

 

Disambiguation of "Ribas, Renato P."

Author of the publication

copydeleteadd this publication to your clipboard
Tool integration using the web-services approach.

, , , and . ACM Great Lakes Symposium on VLSI, page 337-340. ACM, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maristella Ribas

Cesar Ribas Cezar

Renato Pasold

Renato Meola

Renato Hasche

 

Other publications of authors with the same name

SwitchCraft: a framework for transistor network design., , , , , and . SBCCI, page 49-53. ACM, (2010)Performance evaluation of optimized transistor networks built using independent-gate FinFET., , , , and . LASCAS, page 227-230. IEEE, (2016)Graph-Based Transistor Network Generation Method for Supergate Design., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5126-5130 (2022)ATMR design by construction based on two-level ALS., , , , and . SBCCI, page 1-6. IEEE, (2023)KL-Cuts: A new approach for logic synthesis targeting multiple output blocks., , , and . DATE, page 777-782. IEEE Computer Society, (2010)Exact lower bound for the number of switches in series to implement a combinational logic cell., , , and . ICCD, page 357-362. IEEE Computer Society, (2005)Improvements on the detection of false paths by using unateness and satisfiability., , , and . SBCCI, page 192-197. ACM, (2010)On-silicon validation of a benchmark generation methodology for effectively evaluating combinational cell library design., , , , , and . LATS, page 135-140. IEEE, (2016)Switch level optimization of digital CMOS gate networks., , , and . ISQED, page 324-329. IEEE Computer Society, (2009)