( en | de | ru )

 

Disambiguation of "Su, David K."

Author of the publication

copydeleteadd this publication to your clipboard
A stacked 6.5-GHz 29.6-dBm power amplifier in standard 65-nm CMOS.

, , and . CICC, page 1-4. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David K ivánek

Dávid K szegi

Qi Su

Su Zhao

Mingxia Su

 

Other publications of authors with the same name

A 30.3dBm 1.9GHz-bandwidth 2×4-array stacked 5.3GHz CMOS power amplifier., , and . ISSCC, page 88-89. IEEE, (2013)A calibration-free 800MHz fractional-N digital PLL with embedded TDC., , and . ISSCC, page 472-473. IEEE, (2010)A 65nm dual-band 3-stream 802.11n MIMO WLAN SoC., , , , , , , , , and 21 other author(s). ISSCC, page 170-172. IEEE, (2011)A 1.2-V 15-bit 2.5-MS/s oversampling ADC with reduced integrator swings., , , and . CICC, page 515-518. IEEE, (2004)A quadrature LO generator using bidirectionally-coupled oscillators for 60-GHz applications., , and . CICC, page 1-4. IEEE, (2011)A compact 120-MHz 1.8V/1.2V dual-output DC-DC converter with digital control., , and . CICC, page 1-4. IEEE, (2013)A stacked 6.5-GHz 29.6-dBm power amplifier in standard 65-nm CMOS., , and . CICC, page 1-4. IEEE, (2010)A Digitally Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth., , , , and . IEEE J. Solid State Circuits, 43 (10): 2251-2258 (2008)A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC., , , and . IEEE J. Solid State Circuits, 40 (5): 1057-1067 (2005)A CMOS RF power amplifier with parallel amplification for efficient power control., , and . IEEE J. Solid State Circuits, 37 (6): 684-693 (2002)