Author of the publication

Concurrent Fault Detection in a Hardware Implementation of the RC5 Encryption Algorithm.

, , , , and . ASAP, page 423-432. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low energy dual-mode adder., , and . Comput. Electr. Eng., 40 (5): 1524-1537 (2014)The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating., and . IEEE Trans. Very Large Scale Integr. Syst., 20 (10): 1772-1780 (2012)On the effect of floorplanning on the yield of large area integrated circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 5 (1): 3-14 (1997)On Reliability Trojan Injection and Detection., , and . J. Low Power Electron., 8 (5): 674-683 (2012)Complete and partial fault tolerance of feedforward neural nets., and . IEEE Trans. Neural Networks, 6 (2): 446-456 (1995)The Effect of Wire Length Minimization on Yield., , and . DFT, page 97-105. IEEE Computer Society, (1994)Using Simulated Annealing for Mapping Algorithms onto Data Driven Arrays., and . ICPP (1), page 123-127. CRC Press, (1991)Identification of in-field defect development in digital image sensors., , , , , and . Digital Photography, volume 6502 of SPIE Proceedings, page 65020Y. SPIE, (2007)Incorporating Yield Enhancement into the Floorplanning Process., and . IEEE Trans. Computers, 49 (6): 532-541 (2000)A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits., , and . IEEE Trans. Computers, 42 (6): 724-734 (1993)