Author of the publication

HAL II: a mixed level hardware logic simulation system.

, , , , and . DAC, page 581-587. IEEE Computer Society Press, (1986)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Using radial basis function networks and significance testing to select effective siRNA sequences, and . Computational Statistics & Data Analysis, 51 (12): 6476--6487 (Aug 15, 2007)HAL II: a mixed level hardware logic simulation system., , , , and . DAC, page 581-587. IEEE Computer Society Press, (1986)HAL III: function level hardware logic simulation., , , , , , and . ICCD, page 167-170. IEEE Computer Society, (1990)Testability consideration based on a test pattern length estimation.. Syst. Comput. Jpn., 18 (5): 47-58 (1987)A Calculus of Testability Measure at the Functional Level., , , and . ITC, page 95-101. IEEE Computer Society, (1981)Block-Level Hardware Logic Simulation Machine., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (1): 46-54 (1987)Logic simulation engines in Japan., , and . IEEE Des. Test, 6 (5): 40-49 (1989)