Author of the publication

Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification.

, , , , , , and . IEEE Des. Test Comput., 21 (2): 84-93 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A knowledge-based software development environment for scientific model-building., and . KBSE, page 192-201. IEEE Computer Society, (1992)Industrial experience with test generation languages for processor verification., , , , and . DAC, page 36-40. ACM, (2004)Improving test quality through resource reallocation., , , and . HLDVT, page 64-69. IEEE Computer Society, (2001)VLIW: a case study of parallelism verification., , , , , , , , and . DAC, page 779-782. ACM, (2005)Learning microarchitectural behaviors to improve stimuli generation quality., , , and . DAC, page 848-853. ACM, (2011)Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification., , , , , , and . IEEE Des. Test Comput., 21 (2): 84-93 (2004)Constraint-Based Random Stimuli Generation for Hardware Verification., , , , , , and . AAAI, page 1720-1727. AAAI Press, (2006)Generating instruction streams using abstract CSP., , and . DATE, page 15-20. IEEE, (2012)Addressing Test Generation Challenges for Configurable Processor Verification., , , , , , and . HLDVT, page 95-101. IEEE Computer Society, (2006)A Novel Approach for Implementing Microarchitectural Verification Plans in Processor Designs., , and . Haifa Verification Conference, volume 7857 of Lecture Notes in Computer Science, page 148-161. Springer, (2012)