From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Managing verification error traces with bounded model debugging., , и . ASP-DAC, стр. 601-606. IEEE, (2010)Improved Design Debugging Using Maximum Satisfiability., , , , и . FMCAD, стр. 13-19. IEEE Computer Society, (2007)Abstraction and Refinement Techniques in Automated Design Debugging., и . MTV, стр. 88-93. IEEE Computer Society, (2006)An Automated Framework for Correction and Debug of PSL Assertions., , и . MTV, стр. 9-12. IEEE Computer Society, (2010)The day Sherlock Holmes decided to do EDA., и . DAC, стр. 631-634. ACM, (2009)Towards automated ECOs in FPGAs., , , и . FPGA, стр. 3-12. ACM, (2009)Debugging with dominance: On-the-fly RTL debug solution implications., , , и . ICCAD, стр. 587-594. IEEE Computer Society, (2011)Spatial and temporal design debug using partial MaxSAT., , , и . ACM Great Lakes Symposium on VLSI, стр. 345-350. ACM, (2009)Diagnosing multiple transition faults in the absence of timing information., , , и . ACM Great Lakes Symposium on VLSI, стр. 193-196. ACM, (2005)Automated debugging with high level abstraction and refinement., и . HLDVT, стр. 26-31. IEEE Computer Society, (2009)