Author of the publication

A 0.6V 1.63fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System.

, , and . A-SSCC, page 103-106. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.9V 15fJ/conversion-step 8-bit 1.5GS/s two-step SAR ADC., , , , and . A-SSCC, page 81-84. IEEE, (2016)An improved prediction algorithm of seamless tubing corrosion based on an extension neural network., , and . Concurr. Comput. Pract. Exp., (2019)A 12.5-fJ/Conversion-Step 8-Bit 800-MS/s Two-Step SAR ADC., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (12): 1166-1170 (2016)A 0.6V 6.4fJ/conversion-step 10-bit 150MS/s subranging SAR ADC in 40nm CMOS., , , , and . A-SSCC, page 81-84. IEEE, (2014)A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System., , and . IEEE J. Solid State Circuits, 54 (10): 2680-2690 (2019)A 0.6V 1.63fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System., , and . A-SSCC, page 103-106. IEEE, (2018)An 89.55dB-SFDR 179.6dB-FoMs 12-bit lMS/s SAR-Assisted SAR ADC with Weight-Split Compensation Calibration., , , , and . A-SSCC, page 253-256. IEEE, (2018)A Simplified Design of the Embedded e-Call System Using GPS., , , and . IBICA, page 237-240. IEEE Computer Society, (2011)A 12-bit 200kS/s subranging SAR ADC with an energy-curve reshape technique., , and . A-SSCC, page 149-152. IEEE, (2016)11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS., , , and . ISSCC, page 196-197. IEEE, (2014)