( en | de | ru )

 

Disambiguation of "Azar, Kimia Zamiri"

Author of the publication

copydeleteadd this publication to your clipboard
SHarPen: SoC Security Verification by Hardware Penetration Test.

, , , , , , and . ASP-DAC, page 579-584. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Esfandiar Kimiai

Azar Ahanchi

Kamal Azar

Azar Djalali

Kianusch Kimiai

 

Other publications of authors with the same name

Threats on Logic Locking: A Decade Later., , , and . ACM Great Lakes Symposium on VLSI, page 471-476. ACM, (2019)Metrics-to-Methods: Decisive Reverse Engineering Metrics for Resilient Logic Locking., , , and . ACM Great Lakes Symposium on VLSI, page 685-690. ACM, (2023)Warm Up before Circuit De-obfuscation? An Exploration through Bounded-Model-Checkers., , , and . HOST, page 13-16. IEEE, (2022)Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration., , , , , , , , , and . IEEE Access, (2024)SCRAMBLE: The State, Connectivity and Routing Augmentation Model for Building Logic Encryption., , , and . ISVLSI, page 153-159. IEEE, (2020)From Cryptography to Logic Locking: A Survey on the Architecture Evolution of Secure Scan Chains., , , and . IEEE Access, (2021)ExTru: A Lightweight, Fast, and Secure Expirable Trust for the Internet of Things., , , , and . CoRR, (2020)DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture., , and . IEEE Trans. Computers, 67 (2): 208-221 (2018)COMA: Communication and Obfuscation Management Architecture., , , , , , , and . RAID, page 181-195. USENIX Association, (2019)TaintFuzzer: SoC Security Verification using Taint Inference-enabled Fuzzing., , , , , and . ICCAD, page 1-9. IEEE, (2023)