( en | de | ru )

 

Disambiguation of "Sherwani, Naveed A."

Author of the publication

copydeleteadd this publication to your clipboard
Over-the-Cell Routing Algorithms for Industrial Cell Models.

, , , and . VLSI Design, page 143-148. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dara Sherwani

Naveed Ramzan

Nasir Naveed

Naveed Ahmed

Naveed Honarvar

 

Other publications of authors with the same name

Integrated floorplanning with buffer/channel insertion for bus-based designs., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (6): 730-741 (2003)Over-the-Cell Channel Routing for High Performance Circuits., , , and . DAC, page 600-603. IEEE Computer Society Press, (1992)Efficient Over-the-cell Routing Algorithm for General Middle Terminal Model., , and . ISCAS, page 1861-1864. IEEE, (1993)Comparative Analysis of New CMOS Leaf Cells for OTC Routing., , , , and . ISCAS, page 191-194. IEEE, (1994)Integrated floorplanning and interconnect planning., , , , , and . ICCAD, page 354-357. IEEE Computer Society, (1999)Over-the-Cell Routing Algorithms for Industrial Cell Models., , , and . VLSI Design, page 143-148. IEEE Computer Society, (1994)A Minimum-Area Floorplanning Algorithm for MBC Designs., and . Great Lakes Symposium on VLSI, page 56-59. IEEE Computer Society, (1996)On Topological Via Minimization and Routing., and . ICCAD, page 532-535. IEEE Computer Society, (1991)On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs., and . ACM Trans. Design Autom. Electr. Syst., 5 (1): 82-97 (2000)Optimal algorithms for planar over-the-cell routing problems., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (11): 1365-1378 (1996)