Author of the publication

Quality Driven Systematic Approximation for Binary-Weight Neural Network Deployment.

, , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (7): 2928-2940 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low power design for SoC with power management unit., , , , and . ASICON, page 719-722. IEEE, (2011)A 65nm 10MHz single-inductor dual-output switching buck converter with time-multiplexing control., , , , and . ASICON, page 870-873. IEEE, (2011)A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures., , , , and . IEICE Trans. Inf. Syst., 96-D (3): 616-623 (2013)An Analytical Model for Domain-Specific Accelerator Deploying Sparse LU Factorization., , and . ASICON, page 1-4. IEEE, (2023)Domain Strategy and Coverage Metric for Validation., , , , and . ISQED, page 40-45. IEEE Computer Society, (2005)14.1 A 510nW 0.41V Low-Memory Low-Computation Keyword-Spotting Chip Using Serial FFT-Based MFCC and Binarized Depthwise Separable Convolutional Neural Network in 28nm CMOS., , , , , , , , and . ISSCC, page 230-232. IEEE, (2020)A Graph-Learning-Driven Prediction Method for Combined Electromigration and Thermomigration Stress on Multi-Segment Interconnects., , , , , and . DATE, page 1-6. IEEE, (2024)TYMER: A Yield-based Performance Model for Timing-speculation SRAM., , , , , and . DAC, page 1-6. IEEE, (2020)A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling., , , , and . DAC, page 1-6. IEEE, (2020)A Novel Delay Calibration Method Considering Interaction between Cells and Wires., , , , , , and . DATE, page 1-6. IEEE, (2023)