( en | de | ru )

 

Disambiguation of "Shavit, Netanel"

Author of the publication

copydeleteadd this publication to your clipboard
Revisiting Dynamic Logic - A True Candidate for Energy-Efficient Cryogenic Operation in Nanoscaled Technologies.

, , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 987-999 (March 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Shavit, Netanel
add a person with the name Shavit, Netanel
 

Other publications of authors with the same name

Live Demonstration: A 0.8V, 1.54 pJ / 940 MHz Dual Mode Logic-Based 16x16-Bit Booth Multiplier in 16-nm FinFET., , , , and . ISCAS, page 1. IEEE, (2021)Exploiting Single-Well Design for Energy-Efficient Ultra-Wide Voltage Range Dual Mode Logic-Based Digital Circuits in 28nm FD-SOI Technology., , , , , and . ISCAS, page 1-5. IEEE, (2020)Robust Dual Mode Pass Logic (DMPL) for Energy Efficiency and High Performance., , , , , and . ISCAS, page 1-5. IEEE, (2020)Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow., , , , and . IEEE Access, (2023)Revisiting Dynamic Logic - A True Candidate for Energy-Efficient Cryogenic Operation in Nanoscaled Technologies., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 987-999 (March 2024)Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1639-1643 (2020)Dual Mode Logic Address Decoder., , , , and . ISCAS, page 1-5. IEEE, (2020)A Method for Mitigation of Droop Timing Errors Including a 500 MHz Droop Detector and Dual Mode Logic., , , , , and . IEEE J. Solid State Circuits, 57 (2): 596-608 (2022)Live Demo: Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths., , , , and . ISCAS, page 1. IEEE, (2021)