( en | de | ru )

 

Disambiguation of "Roy, Subhendu"

Author of the publication

copydeleteadd this publication to your clipboard
Skew Bounded Buffer Tree Resynthesis For Clock Power Optimization.

, , , , , and . ACM Great Lakes Symposium on VLSI, page 87-90. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Roy Hornig

Beschreibung mikro-rheologischer Vorgänge und resultierender Verbundstrukturen beim Elastomermischprozeß im Innenmischer durch rheologische Untersuchungen. NA Halle-Wittenberg, (2009)

Trina Roy

Smritindu Roy

David Roy

Wolfgang Roy

 

Other publications of authors with the same name

OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions., , , and . DAC, page 129:1-129:6. ACM, (2015)SD-PUF: Spliced Digital Physical Unclonable Function., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (5): 927-940 (2018)Machine Learning for Statistical Modeling: The Case of Perpendicular Spin-Transfer-Torque Random Access Memory., , , , , and . ACM Trans. Design Autom. Electr. Syst., 26 (3): 24:1-24:17 (2021)Large Scale VLSI Circuit Simulation Using Point Relaxation., , , and . CSC, page 343-347. CSREA Press, (2010)Clock tree resynthesis for multi-corner multi-mode timing closure., , , and . ISPD, page 69-76. ACM, (2014)Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs., , , and . ASP-DAC, page 249-254. IEEE, (2015)LRR-DPUF: learning resilient and reliable digital physical unclonable function., , , and . ICCAD, page 46. ACM, (2016)A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders., , , and . ISLPED, page 1-6. IEEE, (2017)Skew Bounded Buffer Tree Resynthesis For Clock Power Optimization., , , , , and . ACM Great Lakes Symposium on VLSI, page 87-90. ACM, (2015)Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures., , , and . DAC, page 48:1-48:8. ACM, (2013)