( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1.8 pJ/bit 16×16Gb/s Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration.

, , , , , , , , , и . IEEE J. Solid State Circuits, 51 (8): 1744-1755 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

John F Rauthmann

F Himmel

-F Garcia

F Arndt

F Röpke

 

Другие публикации лиц с тем же именем

Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14nm SOI CMOS., , , , и . CICC, стр. 1-4. IEEE, (2019)A 1.8-pJ/bit 16×16-Gb/s source synchronous parallel interface in 32nm SOI CMOS with receiver redundancy for link recalibration., , , , , , , , и . CICC, стр. 1-4. IEEE, (2015)An 8x 10-Gb/s Source-Synchronous I/O System Based on High-Density Silicon Carrier Interconnects., , , , , , , , , и 4 other автор(ы). IEEE J. Solid State Circuits, 47 (4): 884-896 (2012)A 25 Gb/s burst-mode receiver for low latency photonic switch networks., , , , , , , и . OFC, стр. 1-3. IEEE, (2015)A 72-GS/s, 8-Bit DAC-Based Wireline Transmitter in 4-nm FinFET CMOS for 200+ Gb/s Serial Links., , , , , , , , , и 14 other автор(ы). IEEE J. Solid State Circuits, 58 (4): 1074-1086 (2023)A Cryo-CMOS Low-Power Semi-Autonomous Qubit State Controller in 14nm FinFET Technology., , , , , , , , , и 15 other автор(ы). ISSCC, стр. 360-362. IEEE, (2022)A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS., , , , и . IEEE J. Solid State Circuits, 44 (12): 3526-3538 (2009)Errata Erratum to Ä 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS"., , , , , , и . IEEE J. Solid State Circuits, 55 (4): 1124 (2020)Root cause identification of an hard-to-find on-chip power supply coupling fail., , , , , , и . ITC, стр. 1-7. IEEE Computer Society, (2012)Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications., , , , , , и . ISSCC, стр. 94-95. IEEE, (2009)