( en | de | ru )

 

Disambiguation of "Järvinen, Tuomas"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluation of stride permutation networks.

, , , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kyösti Järvinen

Suvi Sinikka Maroto y Järvinen

Tuomas Aittomäki

Tuomas Kortelainen

Tuomas Melkas

 

Other publications of authors with the same name

In-Place Storage of Path Metrics in Viterbi Decoders., , , and . VLSI-SOC, page 295-300. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Stride Permutation Networks for Array Processors., , , and . ASAP, page 376-386. IEEE Computer Society, (2004)Software Pipelining Support for Transport Triggered Architecture Processors., , , and . SAMOS, volume 4017 of Lecture Notes in Computer Science, page 237-247. Springer, (2006)Multi-port interconnection networks for radix-R algorithms., , , and . ICASSP, page 1177-1180. IEEE, (2001)Efficient byte permutation realizations for compact AES implementations., , , and . EUSIPCO, page 1-4. IEEE, (2005)256-State Rate 1/2 Viterbi Decoder on TTA Processor., , , and . ASAP, page 370-378. IEEE Computer Society, (2005)Stride Permutation Networks for Array Processors., , , and . VLSI Signal Processing, 49 (1): 51-71 (2007)Register-Based Permutation Networks for Stride Permutations., and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 108-117. Springer, (2004)Parallel memory access in turbo decoders., , , and . PIMRC, page 2157-2161. IEEE, (2003)On allocation of turbo decoder iterations., , , and . PIMRC, page 157-160. IEEE, (2003)