( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis.

, , , , , , , и . MICRO, стр. 268-282. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hongzhong Wu

Zheng-Zheng Kuang

Xing Zheng

Jiarong Zheng

Zheng Ren-Rong

 

Другие публикации лиц с тем же именем

NPS: A Framework for Accurate Program Sampling Using Graph Neural Network., , , , , , , , , и . CoRR, (2023)EPQuant: A Graph Neural Network compression approach based on product quantization., , , , , , и . Neurocomputing, (2022)STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (5): 864-877 (2021)TT-GNN: Efficient On-Chip Graph Neural Network Training via Embedding Reformation and Hardware Optimization., , , , и . MICRO, стр. 452-464. ACM, (2023)DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving., , , , и . ISPASS, стр. 94-104. IEEE Computer Society, (2007)DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric., , , , , , и . IEEE Micro, 37 (3): 70-78 (2017)Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors., и . IEEE Trans. Computers, 59 (8): 1033-1046 (2010)LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures., , , , , , , , , и . CoRR, (2017)Accelerating CPU-based Sparse General Matrix Multiplication with Binary Row Merging., , , , , и . CoRR, (2022)GNN-PIM: A Processing-in-Memory Architecture for Graph Neural Networks., , , , , , и . ACA, том 1256 из Communications in Computer and Information Science, стр. 73-86. Springer, (2020)