( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Formal Methods for Coverage Analysis of Power Management Logic with Mixed-Signal Components.

, , , и . VLSID, стр. 37-42. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rama Eghbal

Sarbani Mohan

Vandana Mohan

Mohan Choudhary

Mohan Noronha

 

Другие публикации лиц с тем же именем

Property Refinement Techniques for Enhancing Coverage of Formal Property Verification., , , и . VLSI Design, стр. 109-114. IEEE Computer Society, (2004)A New Approach to Synthesis of PLA-Based FSM's., и . VLSI Design, стр. 373-378. IEEE Computer Society, (1994)Formal Methods for Analyzing the Completeness of an Assertion Suite against a High-Level Fault Model., , , , , , и . VLSI Design, стр. 201-206. IEEE Computer Society, (2005)Design-Intent Coverage - A New Paradigm for Formal Property Verification., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (10): 1922-1934 (2006)EARTH: combined state assignment of PLA-based FSM's targeting area and testability., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (7): 727-731 (1996)Formal Verification of Power Management Logic with Mixed-Signal Domains., , , , , , и . VLSID, стр. 239-244. IEEE Computer Society, (2017)Combined optimization of area and testability during state assignment of PLA-based FSM's., и . VLSI Design, стр. 408-413. IEEE Computer Society, (1995)Combining State Assignment with PLA Folding., , и . VLSI Design, стр. 9-14. IEEE Computer Society, (1993)Assertions for Protecting Mixed-Signal Latency Contracts in Power Management., , , и . IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1745-1756 (2020)An ECO Technique for Removing Crosstalk Violations in Clock Networks., , и . VLSI Design, стр. 283-288. IEEE Computer Society, (2007)