Author of the publication

Estimating the locking range of analog dividers through a phase-domain macromodel.

, , , and . ISCAS, page 1535-1538. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

0.3-4.3 GHz Frequency-Accurate Fractional-N Frequency Synthesizer With Integrated VCO and Nested Mixed-Radix Digital Δ-Σ Modulator-Based Divider Controller., , , , , and . IEEE J. Solid State Circuits, 49 (7): 1595-1605 (2014)Mitigation of "Horn Spurs" in a MASH-Based Fractional-N CP-PLL., and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 821-825 (2020)An equation for Generating Chaos and its monolithic Implementation., , and . Int. J. Bifurc. Chaos, 12 (12): 2885-2895 (2002)A CMOS Injection-Locked Frequency Divider Optimized for Divide-by-Two and Divide-by-Three Operation., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (12): 3126-3135 (2013)MMSE Estimator for Linearized Analysis and SNR of ADCs Tested with Sinusoidal Inputs., and . PRIME, page 161-164. IEEE, (2023)Comments on "folding of phase noise spectra in charge-pump phase-locked loops induced by frequency division"., , and . ICECS, page 612-615. IEEE, (2016)First Order Noise Shaping Local-Oscillator Based Time-to-Digital Converter., , and . ICECS, page 41-44. IEEE, (2010)A technique to reduce flicker noise up-conversion in CMOS LC voltage-controlled oscillators., and . ESSCIRC, page 123-126. IEEE, (2004)High speed, high accuracy fractional-N frequency synthesizer using nested mixed-radix digital Δ-Σ modulators., , , , and . ESSCIRC, page 245-248. IEEE, (2013)Initial Condition-Dependent Spur Pattern Induced by Undithered MASH DDSM Divider Controller., and . ISCAS, page 1-5. IEEE, (2023)