( en | de | ru )

 

Disambiguation of "Park, Woo-Chan"

Author of the publication

copydeleteadd this publication to your clipboard
A Processor Architecture with Effective Memory System for Sort-Last Parallel Rendering.

, , , , , , , and . ARCS, volume 3894 of Lecture Notes in Computer Science, page 160-175. Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chan Park

Kwang Woo Park

Sun-Woo Park

Soon-Chan Park

Sang-Woo Park

 

Other publications of authors with the same name

An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors., , , , and . IEEE Trans. Computers, 52 (11): 1501-1508 (2003)An Effective Visibility Culling Method Based on Cache Block., , , , and . IEEE Trans. Computers, 55 (8): 1024-1032 (2006)A pixel pipeline architecture with selective z-test scheme for 3D graphics processors., , , , and . Microprocess. Microsystems, 37 (3): 373-380 (2013)A Rendering-Efficient Progressive Transmission of 3D Meshes., , , and . IEICE Trans. Inf. Syst., 87-D (10): 2399-2407 (2004)A Processor Architecture with Effective Memory System for Sort-Last Parallel Rendering., , , , , , , and . ARCS, volume 3894 of Lecture Notes in Computer Science, page 160-175. Springer, (2006)A consistency-free memory architecture for sort-last parallel rendering processors., , , , , and . J. Syst. Archit., 53 (5-6): 272-284 (2007)A pixel cache architecture with selective placement scheme based on z-test result., , , and . Microprocess. Microsystems, 29 (1): 41-46 (2005)Simulation and development environment for mobile 3D graphics architectures., , , and . IET Comput. Digit. Tech., 1 (5): 501-507 (2007)Real-time 3D Audio Downmixing System based on Sound Rendering for the Immersive Sound of Mobile Virtual Reality Applications., , , and . KSII Trans. Internet Inf. Syst., 12 (12): 5936-5954 (2018)An Effective Bump Mapping Hardware Architecture Using Polar Coordinate System., , , , and . J. Inf. Sci. Eng., 23 (2): 569-588 (2007)