Author of the publication

Algorithm/Accelerator Co-Design and Co-Search for Edge AI.

, , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3064-3070 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

VecQ: Minimal Loss DNN Model Compression With Vectorized Weight Quantization., , , , , and . IEEE Trans. Computers, 70 (5): 696-710 (2021)Algorithm/Accelerator Co-Design and Co-Search for Edge AI., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3064-3070 (2022)ScaleHLS: Scalable High-Level Synthesis through MLIR., , , , , , and . CoRR, (2021)ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation., , , , , , and . HPCA, page 741-755. IEEE, (2022)Skew-Oblivious Data Routing for Data Intensive Applications on FPGAs with HLS., , , , , and . DAC, page 937-942. IEEE, (2021)Register binding and port assignment for multiplexer optimization., and . ASP-DAC, page 68-73. IEEE Computer Society, (2004)Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 650-663 (2016)Introduction.. ACM Trans. Reconfigurable Technol. Syst., 9 (4): 28:1-28:2 (2016)Behavioral-level IP integration in high-level synthesis., , , and . FPT, page 172-175. IEEE, (2015)High-level synthesis with behavioral level multi-cycle path analysis., , , , and . FPL, page 1-8. IEEE, (2013)