( en | de | ru )

 

Disambiguation of "Biondi, Alessandro"

Author of the publication

copydeleteadd this publication to your clipboard
A Bandwidth Reservation Mechanism for AXI-Based Hardware Accelerators on FPGAs.

, , , , , and . ECRTS, volume 133 of LIPIcs, page 24:1-24:24. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ricardo Biondi

Fabrizio Biondi

Alessandro Valeri

Fluorescence resonance energy transfer between multiple chromophores studied by single-molecule spectroscopy. Uni Düsseldorf, (2009)

Alessandro Nova

Alessandro Zivelonghi

 

Other publications of authors with the same name

Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs (Artifact)., , , , and . Dagstuhl Artifacts Ser., 6 (1): 04:1-04:3 (2020)Analyzing Arm's MPAM From the Perspective of Time Predictability., , and . IEEE Trans. Computers, 72 (1): 168-182 (2023)Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling., , and . IEEE Trans. Computers, 68 (6): 820-835 (2019)Supporting logical execution time in multi-core POSIX systems., , , and . J. Syst. Archit., (November 2023)Defending from Physically-Realizable Adversarial Attacks through Internal Over-Activation Analysis., , , , and . AAAI, page 15064-15072. AAAI Press, (2023)Bounding the Data-Delivery Latency of DDS Messages in Real-Time Applications., , , , and . ECRTS, volume 262 of LIPIcs, page 9:1-9:26. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2023)Supporting Component-Based Development in Partitioned Multiprocessor Real-Time Systems., , and . ECRTS, page 269-280. IEEE Computer Society, (2015)Response-Time Analysis for Self-Suspending Tasks Under EDF Scheduling., , and . ECRTS, volume 231 of LIPIcs, page 13:1-13:18. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2022)Defending From Physically-Realizable Adversarial Attacks Through Internal Over-Activation Analysis., , , , and . CoRR, (2022)Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs., , , , and . IEEE Trans. Computers, 72 (1): 154-167 (2023)