( en | de | ru )

 

Disambiguation of "Martins, Rui Paulo"

Author of the publication

copydeleteadd this publication to your clipboard
An 11b 900 MS/s time-interleaved sub-ranging pipelined-SAR ADC.

, , , and . ESSCIRC, page 211-214. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paulo Martins Engel

Paulo Ney Aguiar Martins

Milan Paulovic

Manuel António Paulo

Hartwig Paulo

 

Other publications of authors with the same name

Sub-threshold VLSI logic family exploiting unbalanced pull-up/down network, logical effort and inverse-narrow-width techniques., , , , , , and . ASP-DAC, page 15-16. IEEE, (2016)Sub-µW QRS detection processor using quadratic spline wavelet transform and maxima modulus pair recognition for power-efficient wireless arrhythmia monitoring., , , and . ASP-DAC, page 21-22. IEEE, (2016)Frequency-downconversion and IF channel selection A-DQS sample-and-hold pair for two-step-channel-select low-IF receiver., , , and . ICECS, page 479-482. IEEE, (2003)High performance multirate SC circuits with predictive correlated double sampling technique., , and . ISCAS (2), page 77-80. IEEE, (1999)A novel effective bandpass semi-MASH sigma-delta modulator with double-sampling mismatch-free resonator., , and . ISCAS, IEEE, (2006)A low-IF/zero-IF reconfigurable receiver with two-step channel selection technique for multistandard applications., , and . ISCAS (4), page 417-420. IEEE, (2004)A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 48 (9): 2154-2169 (2013)A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA., , , , and . IEEE J. Solid State Circuits, 55 (8): 2055-2068 (2020)A Time-Interleaved Ring-VCO with Reduced 1/f3 Phase Noise Corner, Extended Tuning Range and Inherent Divided Output., , , and . IEEE J. Solid State Circuits, 51 (12): 2979-2991 (2016)A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS., , , , , , and . IEEE J. Solid State Circuits, 45 (6): 1111-1121 (2010)