( en | de | ru )

 

Disambiguation of "Puri, Ruchir"

Author of the publication

copydeleteadd this publication to your clipboard
Model Agnostic Contrastive Explanations for Structured Data.

, , , , , and . CoRR, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Werner Puri

Inder Krishan Puri

Saurabh Puri

Maria Cristina Puricelli

Laura Puritani

 

Other publications of authors with the same name

SOI Digital CMOS VLSI - a Design Perspective., and . DAC, page 709-714. ACM Press, (1999)5.5GHz system z microprocessor and multi-chip module., , , , , , , , , and 13 other author(s). ISSCC, page 46-47. IEEE, (2013)Custom is from Venus and synthesis from Mars., , , , , and . DAC, page 992. ACM, (2008)Hysteresis effect in pass-transistor-based, partially depleted SOI CMOS circuits., and . IEEE J. Solid State Circuits, 35 (4): 625-631 (2000)Analyzing Analytics, , and . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2015)Engineering the Future of AI for the Enterprises : Keynote 4.. SERVICES, page xxv. IEEE, (2021)CodeNet: A Large-Scale AI for Code Dataset for Learning a Diversity of Coding Tasks., , , , , , , , , and 7 other author(s). NeurIPS Datasets and Benchmarks, (2021)Explainable machine learning in deployment., , , , , , , , , and . FAT*, page 648-657. ACM, (2020)Technology Impacts on Sub-90nm CMOS Circuit Design and Design Methodologies., , and . VLSI Design, page 5-7. IEEE Computer Society, (2006)Design Considerations of Scaled Sub-0.1 ?m PD/SOI CMOS Circuits., , , and . ISQED, page 153-158. IEEE Computer Society, (2003)