( en | de | ru )

 

Disambiguation of "Shin, Dongseok"

Author of the publication

copydeleteadd this publication to your clipboard
A Fractional-N Digital LC-PLL Using Coupled Frequency Doubler With Frequency-Tracking Loop for Wireline Applications.

, , , , , and . IEEE J. Solid State Circuits, 57 (6): 1736-1748 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dongseok Jang

Dong-Shin Shin

Jeonghun Shin

Kirche als Weltforum: zum Dialogverständnis in kirchlichen Dokumenten seit dem Zweiten Vatikanischen Konzil. Uni München, (2009)

Hyeseon Shin

Koo Cheul Shin

 

Other publications of authors with the same name

A 224-Gb/s DAC-Based PAM-4 Quarter-Rate Transmitter With 8-Tap FFE in 10-nm FinFET., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 57 (1): 6-20 (2022)Instability of oxide thin film transistor under electrical-mechanical hybrid stress for foldable display., , and . Microelectron. Reliab., (2016)Structure variation effects on device reliability of single photon avalanche diodes., , , and . Microelectron. Reliab., (2017)On-Orbit Camera Misalignment Estimation Framework and Its Application to Earth Observation Satellite., and . Remote Sensing, 7 (3): 3320-3346 (2015)8.1 A 224Gb/s DAC-Based PAM-4 Transmitter with 8-Tap FFE in 10nm CMOS., , , , , , , , , and 6 other author(s). ISSCC, page 126-128. IEEE, (2021)A 0.6-V, 30-GHz six-phase VCO with superharmonic coupling in 32-nm SOI CMOS technology., , and . CICC, page 1-4. IEEE, (2015)Accurate geometric correction of ATSR images., , and . IEEE Trans. Geosci. Remote. Sens., 35 (4): 997-1006 (1997)Estimation of the error performance objectives for satellite communication systems., , , and . Int. J. Satell. Commun. Netw., 26 (6): 475-488 (2008)A Fractional-N Digital LC-PLL Using Coupled Frequency Doubler With Frequency-Tracking Loop for Wireline Applications., , , , , and . IEEE J. Solid State Circuits, 57 (6): 1736-1748 (2022)2.8 A mixed-mode injection frequency-locked loop for self-calibration of injection locking range and phase noise in 0.13µm CMOS., , and . ISSCC, page 50-51. IEEE, (2016)