( en | de | ru )

 

Disambiguation of "Tentov, Aristotel"

Author of the publication

copydeleteadd this publication to your clipboard
Security Based Performance Issues in Agent-based Web Services Integrating Legacy Information Systems.

, and . WASA, volume 752 of CEUR Workshop Proceedings, page 45-51. CEUR-WS.org, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aristotel Razvan Lazar

 

Other publications of authors with the same name

Performance Analysis of Packet Switching Interconnection Networks with Finite Buffers., and . EUROMICRO, page 390-396. IEEE Computer Society, (1996)A SURVEY OF DIFFERENT APPROACHES FOR OVERCOMING THE PROCESSOR-MEMORY BOTTLENECK, , and . (2017)Security Based Performance Issues in Agent-based Web Services Integrating Legacy Information Systems., and . WASA, volume 752 of CEUR Workshop Proceedings, page 45-51. CEUR-WS.org, (2011)Performance Impact Correlation of Message Size vs. Concurrent Users Implementing Web Service Security on Linux Platform., and . ICT Innovations, volume 150 of Advances in Intelligent and Soft Computing, page 367-377. Springer, (2011)Performance analysis of synchronous multibuffered packet-switching networks., and . Microprocess. Microprogramming, 38 (1-5): 749-755 (1993)Performance Analysis of ATM Switches with Multistage Packet Switching Interconnection Networks., and . LCN, page 94-101. IEEE Computer Society, (1996)A Survey of Different Approaches for Overcoming the Processor - Memory Bottleneck, and . (2017)Novel processor architecture for modified advanced routing in NGN., , , and . SAC, page 486-491. ACM, (2011)Performance Analysis of ATM Switches with Multistage Multipath Packet Switching Interconnection Networks.. LCN, page 28-35. IEEE Computer Society, (1997)Design of Processor in Memory with RISC-modified Memory-Centric Architecture., and . CSOC (2), volume 574 of Advances in Intelligent Systems and Computing, page 70-81. (2017)