( en | de | ru )

 

Disambiguation of "Cho, Young-Jae"

Author of the publication

copydeleteadd this publication to your clipboard
A Digital Product Memory Architecture for Cars.

, , , and . SemProM, Springer, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

ng-jae Cho

Jae-Young Song

Jae-Young Song

Jae-Young Song

Young Geun Cho

 

Other publications of authors with the same name

Capturing Sensor Data in the SemProM Automotive Scenario, and . SemProM: Foundations of Semantic Product Memories for the Internet of Things, Springer, Heidelberg, (2013)A Dual-Channel 6b 1GS/s 0.18um CMOS ADC for Ultra Wide-Band Communication Systems., , , , , , , and . APCCAS, page 339-342. IEEE, (2006)A 10 b 200 MS/s 1.8 mm2 83 mW 0.13µm CMOS ADC Based on Highly Linear Integrated Capacitors., , , and . IEICE Trans. Electron., 90-C (10): 2037-2043 (2007)A 10b 100 MS/s 1.4 mm256 mW 0.18 µm CMOS A/D Converter with 3-D Fully Symmetrical Capacitors., , , , and . IEICE Trans. Electron., 89-C (5): 630-635 (2006)An 8b 220 MS/s 0.25 µm CMOS Pipeline ADC with On-Chip RC-Filter Based Voltage References., , and . IEICE Trans. Electron., 88-C (4): 768-772 (2005)A 12-bit 10GS/s 16-Channel Time-Interleaved ADC with a Digital Processing Timing-Skew Background Calibration in 5nm FinFET., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 172-173. IEEE, (2022)A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS Pipeline ADC with High-Matching 3-D Symmetric Capacitors., , , , , and . CICC, page 485-488. IEEE, (2006)A 10b 25MS/s 4.8mW 0.13um CMOS ADC for Digital Multimedia Broadcasting Applications., , , , , , , , and . CICC, page 497-500. IEEE, (2006)An Embedded 8b 240 MS/s 1.36 mm2 104 mW 0.18 µCMOS ADC for DVDs with Dual-Mode Inputs., , , , , and . IEICE Trans. Electron., 89-C (5): 636-641 (2006)An Input-buffer Embedding Dual-residue Pipelined-SAR ADC with Nonbinary Capacitive Interpolation., , , , , and . A-SSCC, page 1-3. IEEE, (2021)