Author of the publication

Low-Speed Scan Testing of Charge-Sharing Faults for CMOS Domino Circuits.

, , , and . DFT, page 329-337. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multiple wire reconnections based on implication flow graph., and . ACM Trans. Design Autom. Electr. Syst., 11 (4): 939-952 (2006)Contactless Stacked-die Testing for Pre-bond Interposers., , , , and . DAC, page 8:1-8:6. ACM, (2014)Minimizing ROBDD Size of Incompletely Specified Multiple Output Functions., , and . EDAC-ETC-EUROASIC, page 620-624. IEEE Computer Society, (1994)Memory-efficient pattern matching architectures using perfect hashing on graphic processing units., , , and . INFOCOM, page 1978-1986. IEEE, (2012)Embedding Repeaters in Silicon IPs for Cross-IP Interconnections., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 597-601 (2013)Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1330-1334 (2009)Power minimization for dynamic PLAs., , , and . ASP-DAC, page 1010-1013. ACM Press, (2005)Clock skew optimization considering complicated power modes., , , and . DATE, page 1474-1479. IEEE Computer Society, (2010)Perfect Hashing Based Parallel Algorithms for Multiple String Matching on Graphic Processing Units., , , and . IEEE Trans. Parallel Distributed Syst., 28 (9): 2639-2650 (2017)Charge-sharing alleviation and detection for CMOS domino circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 266-280 (2001)