( en | de | ru )

 

Disambiguation of "Amano, Hideharu"

Author of the publication

copydeleteadd this publication to your clipboard
An Effective Design of Deadlock-Free Routing Algorithms Based on 2D Turn Model for Irregular Networks.

, , and . IEEE Trans. Parallel Distributed Syst., 18 (3): 320-333 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideharu Umehara

Kyoko Amano

Yu Amano

Shun'ichi Amano

 

Other publications of authors with the same name

Implementation and Evaluation of Multicast Mechanism on Network Interface Plugged into a Memory Slot., , , , , and . PDPTA, page 787-793. CSREA Press, (2007)A System Delay Monitor Exploiting Automatic Cell-Based Design Flow and Post-Silicon Calibration., , and . MCSoC, page 32-37. IEEE, (2019)Acceleration of ART Algorithm on an FPGA Board with Xilinx SDAccel., and . CANDAR Workshops, page 280-284. IEEE, (2019)Proxy Responses by FPGA-Based Switch for MapReduce Stragglers., , , and . IEICE Trans. Inf. Syst., 101-D (9): 2258-2268 (2018)A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs., , , and . IEICE Trans. Inf. Syst., 90-D (12): 1914-1922 (2007)A Leakage Efficient Instruction TLB Design for Embedded Processors., , , , , and . IEICE Trans. Inf. Syst., 94-D (8): 1565-1574 (2011)Geyser., , , , , and . Handbook of Energy-Aware and Green Computing, Chapman and Hall/CRC, (2012)Foreword.. IEICE Trans. Inf. Syst., 95-D (12): 2749 (2012)An Automatic Mixed Software Hardware Pipeline Builder for CPU-FPGA Platforms., , and . CoRR, (2014)3-D NoC on Inductive Wireless Interconnect., , , and . 3D Integration for NoC-based SoC Architectures, Springer, (2011)