Author of the publication

Test Power Optimization Techniques for CMOS Circuits.

, , , , and . Asian Test Symposium, page 332-337. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Integrated lenses in polystyrene microfluidic devices., , and . NEMS, page 108-111. IEEE, (2013)Resource Bottleneck Analysis of the Blockchain Based on Tron's TPS., , and . ICNC-FSKD, volume 1075 of Advances in Intelligent Systems and Computing, page 944-950. Springer, (2019)MultiPAD: A Multivariant Partition-Based Method for Audio Adversarial Examples Detection., , , , , and . IEEE Access, (2020)A High-Precision On-Chip Path Delay Measurement Architecture., , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (9): 1565-1577 (2012)Soft Error Reliability Analysis of Vision Transformers., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 2126-2136 (December 2023)Energy-efficient NTT Design with One-bank SRAM and 2-D PE Array., , , , , , , , , and . DATE, page 1-2. IEEE, (2023)NoCeption: A Fast PPA Prediction Framework for Network-on-Chips Using Graph Neural Network., , , , and . DATE, page 1035-1040. IEEE, (2022)MV-Net: Toward Real-Time Deep Learning on Mobile GPGPU Systems., , , and . ACM J. Emerg. Technol. Comput. Syst., 15 (4): 35:1-35:25 (2019)EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks., , , , , , and . IEEE Trans. Computers, 70 (9): 1511-1525 (2021)An Efficient Deep Learning Accelerator Architecture for Compressed Video Analysis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (9): 2808-2820 (2022)