( en | de | ru )

 

Disambiguation of "Hashimoto, Masanori"

Author of the publication

copydeleteadd this publication to your clipboard
Investigating Small Device Implementation of FRET-based Optical Reservoir Computing.

, , , , and . MWSCAS, page 1-4. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Setsuko Hashimoto

Marcelo Hashimoto

Jujiro Hashimoto

Yoko Hashimoto

 

Other publications of authors with the same name

A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design., , and . DAC, page 446-451. ACM Press, (1999)Quantitative Prediction of On-Chip Capacitive and Inductive Crosstalk Noise and Tradeoff between Wire Cross-Sectional Area and Inductive Crosstalk Effect., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (4): 724-731 (2007)Accuracy Enhancement of Grid-Based SSTA by Coefficient Interpolation., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (12): 2441-2446 (2010)Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate., and . IEICE Trans. Electron., 102-C (4): 296-302 (2019)DC Magnetic Field-Based Analytical Localization Robust to Known Stationary Magnetic Object., , and . MWSCAS, page 1-4. IEEE, (2022)Characterizing SEU Cross Sections of 12- and 28-nm SRAMs for 6.0, 8.0, and 14.8 MeV Neutrons., , , , , , and . IRPS, page 1-6. IEEE, (2023)Mode-wise Voltage-scalable Design with Activation-aware Slack Assignment for Energy Minimization., , , , , and . ASP-DAC, page 284-290. ACM, (2021)Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction., and . ITC, page 1-8. IEEE, (2020)Measurement and analysis of delay variation due to inductive coupling., , and . CICC, page 305-308. IEEE, (2005)Design guideline for resistive termination of on-chip high-speed interconnects., , and . CICC, page 613-616. IEEE, (2005)