( en | de | ru )

 

Disambiguation of "Devgan, Anirudh"

Author of the publication

copydeleteadd this publication to your clipboard
Adaptively controlled explicit simulation.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (6): 746-762 (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anirudh Ramachandran

 

Other publications of authors with the same name

Buffer Insertion with Accurate Gate and Interconnect Delay Computation., , and . DAC, page 479-484. ACM Press, (1999)Parametric yield estimation considering leakage variability., , , and . DAC, page 442-447. ACM, (2004)Spatially distributed 3D circuit models., , , and . DAC, page 153-158. ACM, (2005)Power grid voltage integrity verification., , and . ISLPED, page 239-244. ACM, (2005)Efficient techniques for gate leakage estimation., , , and . ISLPED, page 100-103. ACM, (2003)Analytical yield prediction considering leakage/performance correlation., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (9): 1685-1695 (2006)A Statistical Algorithm for Power- and Timing-Limited Parametric Yield Optimization of Large Integrated Circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (10): 1790-1802 (2007)PERI: a technique for extending delay and slew metrics to ramp inputs., , , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 57-62. ACM, (2002)A two moment RC delay metric for performance optimization., , and . ISPD, page 69-74. ACM, (2000)Efficient simulation of interconnect and mixed analog-digital circuits in ACES., and . VLSI Design, page 229-233. IEEE Computer Society, (1995)